ENERGY | WIRELESS | NANOTECH | MEMS | OPTICS | QUANTUM | 3D | CHIPS | ALGORITHMS

Wednesday, September 05, 2007

"NANOTECH: Initiative aims to reduce cost, power usage of embedded microchips"

The Institute for Sustainable Nanoelectronics, a joint effort aimed at lowering the cost and power consumption of embedded microchips with nanoscale solutions, was recently founded with $2.6 million in seed money. The Singapore institution will reflect the joint efforts of Houston's Rice University and Singapore's Nanyang Technological University. The centerpiece to the initiative is the probabilistic CMOS, which Rice researcher Krishna Palem has demonstrated running a cell phone display using five times less power than conventional embedded chips.
Text: http://www.eetimes.com/showArticle.jhtml?articleID=201804200